

The Future of Analog IC Technology

DESCRIPTION

The MPQ86 12 is fully integrated hig h frequency synchronous rectified step-down switch mode converter. It offers very compact solutions to achieve 12A/16A/20A output current fr om a 3V to 6V input with excellent load and line regulation.

Constant-On-Time (COT) control mode provides fast transient response and eases loop stabilization. The MPQ8612 can operate with a low-cost electrolytic cap acitor and can support ceramic out put capacit or with external slope compensation.

Operating frequency is programmed by a n external resistor and is comp ensated for r variations in V_{IN} .

Under voltage lockout is internally set at 2.8 V, but can b e increase d by programming th e threshold with a resistor network on the enable pin. The output volt age startu p ramp is controlled by the soft start pin. A power good signal indicates the output is within its nominal voltage range.

Full fault protection including OCP, SCP, OVP UVP and OTP is provided by inter nal comparators.

The MPQ86 12 requires a min imum numb er o f readily available sta ndard ext ernal components and are available in QFN3X4/4X4/4X4 packages.

FEATURES


- Wide 3V to 6V Operating Input Range
- 12A/16A/20A Output Current
- Low R_{DS}(ON) Internal Power MOSFETs
- Proprietary Switching Loss Reduction Technique
- Adaptive COT for Ultrafast T ransient Response
- 1% Reference Voltag e Over -20 °C to +85°C Junction Temperature Range
- Programmable Soft Start Time
- Pre-Bias Start up
- Programmable Switching Frequen cy from 300kHz to 1MHz.
- Minimum On Time T_{ON_MIN} =60ns Minimum Off Time $T_{OFF\ MIN}$ =75ns
- Non-latch OCP, non-l atch OVP Protection and Thermal Shutdown
- Output Adjustable from 0.608V to 4.5V

APPLICATIONS

- Telecom System Base Stations
- Networking Systems
- Server
- Personal Video Recorders
- Flat Panel Television and Monitors
- Distributed Power Systems

All MPS parts are lead-free and adhere to the RoHS directive. For MPS green status, please visit MPS website under Products, Quality Assurance page. "MPS" and "The Future of Analog IC Technology" are registered trademarks of Monolithic Power Systems, Inc.

TYPICAL APPLICATION






Part Number*	Package	Top Marking
MPQ8612GL-12	QFN (3x4mm)	MP8612 12
MPQ8612GR-16	QFN (4x4mm)	MP8612 16
MPQ8612GR-20	QFN (4x4mm)	MP8612 20

ORDERING INFORMATION

* For Tape & Reel, add suffix –Z (e.g. MPQ8612GL–Z);

PACKAGE REFERENCE





ABSOLUTE MAXIMUM RATINGS (1)

Supply Voltage V _{IN}	6.5V
V _{SW}	-0.3V to V_{IN} + 0.3V
V _{SW} (30ns)	3V to V _{IN} + 3V
V _{IN} -V _{SW}	-0.3V to V_{IN} + 0.3V
V _{IN} -V _{SW} (30ns)	3V to V _{IN} + 3V
V _{BST}	V _{SW} + 6V
All Other Pins	0.3V to +6V
Continuous Power Dissipation	n (T _A =+25°) ⁽²⁾
QFN(3x4mm)	2.6W
QFN(4x4mm)	2.8W
Junction Temperature	150°C
Lead Temperature	260°C
Storage Temperature	

Recommended Operating Conditions ⁽³⁾

Supply Voltage V _{IN}	
Output Voltage V _{OUT}	0.608V to 4.5V
Operating Junction Temp. (T _J)	40°C to +125°C

Thermal Resistance ⁽⁴⁾	$\boldsymbol{ heta}_{JA}$	θ JC	
QFN (3x4mm)	48	10	°C/W
QFN (4x4mm)	44	9	°C/W

Notes:

- 2) The maximum allowable power dissipation is a function of the maximum junction tempe rature T J(MAX), the junction-to-ambient thermal resistance θ_{JA}, and the ambient temperature T_A. The maximum allowable continuous power dissipation at any ambient temperature is calculated by P_D(MAX)=(T_J(MAX)-T_A)/θ_{JA}. Exceeding the maximum allowable power dissipation will cause excessive die temperature, and the regulator will go into thermal sh utdown. Inter rnal thermal shutdo wn circuitr y protects the device from permanent damage.
- The device is not guarant eed to function outside of its operating conditions.
- 4) Measured on JESD51-7, 4-layer PCB.

¹⁾ Exceeding these ratings may damage the device.



ELECTRICAL CHARACTERISTICS

V_{IN} = 5V, T_J = -40 to +125°C, unless otherwise noted.

Parameters Sy	mbol	Condition	Min	Тур	Max	Units	
Supply Current	•		•		•		
Supply Current (Shutdown)	I _{IN}	V _{EN} = 0V		0.001	2	μA	
		V _{EN} = 2V, V _{FB} = 1V, MPQ8612-12	850 1 ⁻	00	1300	μA	
Supply Current (Quiescent)	I _{IN}	V _{EN} = 2V, V _{FB} = 1V, MPQ8612-16, MPQ8612-20	600 10	000	1300	μA	
MOSFET							
		MPQ8612-12, T _J =25°C	10		18		
High-side Switch On Resistance	HS _{RDS-ON}	MPQ8612-16, T _J =25°C		7.4	13	mΩ	
		MPQ8612-20, T _J =25°C	6.6		12		
		MPQ8612-12, T _J =25°C	7.8		10	mΩ	
Low-side Switch On Resistance	LS _{RDS-ON}	MPQ8612-16, T _J =25°C		5.5	11		
		MPQ8612-20, T _J =25°C	4.6		9.5		
Switch Leakage	Switch Leakage SW_{LKG} $V_{EN} = 0V, V_{SW} = 0$ $T_{,1} = 25^{\circ}C$		0.00	01	5	μA	
Current Limit					•		
		MPQ8612-12	17	21	26		
High-side Current Limit	I _{LIMIT}	MPQ8612-16	23	28	33	A	
		MPQ8612-20	29 35	29 35 41			
Timer		·					
		R _{FREQ} =82kΩ,V _{OUT} =1.2V, MPQ8612-12	170			ns	
One-Shot On Time	t _{on}	R _{FREQ} =82kΩ,V _{OUT} =1.2V, MPQ8612-16, MPQ8612-20	200			ns	
		MPQ8612-12 30		75	150	ns	
Minimum Off Time	t _{OFF}	MPQ8612-16, MPQ8612-20	30 11	0	160	ns	
Fold back Timer ⁽⁵⁾	t _{FOLDBACK}	OCP Happens		2.5		μs	
Over-voltage and Under-voltage	Protection						
OVP Threshold	V _{OVP1}		110 12	20 130		$%V_{REF}$	
OVP Delay ⁽⁵⁾	t _{OVP}			1		μs	
UVP Threshold ⁽⁵⁾	V _{UVP}		50			$%V_{REF}$	



ELECTRICAL CHARACTERISTICS (continued)

 V_{IN} = 5V, T_J = -40 to +125°C, unless otherwise noted.

Parameters Sy	mbol	Condition	Min	Тур	Max	Units
Reference And Soft Start				•		
		T _J = -20°C to +85°C, MPQ8612-12	602 60	8	614	
Reference Voltage	V _{REF}	T _J = -20°C to +85°C, MPQ8612-16, MPQ8612-20	604	610	616	- mV
	V REF	T _J = -40°C to +125°C, MPQ8612-12	599 60	8	617	
		T _J = -40°C to +125°C, MPQ8612-16, MPQ8612-20	601	610	619	
Feedback Current	I _{FB}	V _{FB} = 608mV		0.001	50	nA
Soft Start Charging Current	I _{SS}	V _{SS} =0V	5.5	7.5	9	μA
Enable And UVLO						
Enable Rising Threshold	EN _{Vth-Hi}		1.4		1.8	V
Enable Hysteresis	EN _{Vth-Hy}			890		mV
Enable Input Current	I _{EN}	$V_{EN} = 2V$ $V_{EN} = 0V$	1	1.5 0.001	2	μA
		V _{EN} - 0 V		0.001		
VCC Under Voltage Lockout Threshold Rising	VCC _{Vth}		2.3	2.8	2.95	V
VCC Under Voltage Lockout Threshold Hysteresis	VCC _{HYS}			300		mV
Power Good						
Power Good Rising Threshold	PG _{∨th-Hi}		84	90	96	$%V_{REF}$
Power Good Falling Threshold	PG _{Vth-Lo}		63	70	73	$%V_{REF}$
Power Good Deglitch Timer	PG_{Td}	T _{SS} =1ms,		1.6	2.2	ms
Power Good Sink Current Capability	V _{PG} Sink	4mA			0.4	V
Power Good Leakage Current	I _{PG_LEAK}	V _{PG} = 3.3V			50	nA
Thermal Protection				•	•	•
Thermal Shutdown	T _{SD}	Note 5	150	160		°C
Thermal Shutdown Hysteresis				25		°C


Note:

5) Guaranteed by design.



TYPICAL CHARACTERISTICS

Performance waveforms are tested on the evaluation board of the Design Example section. V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A =+25°C, unless otherwise noted.




www.MonolithicPower.com MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved.




TYPICAL CHARACTERISTICS (continued)

Performance waveforms are tested on the evaluation board of the Design Example section. V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A=+25°C, unless otherwise noted.






Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8612-12, V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A =+25°C, unless otherwise noted.






Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8612-12, V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A =+25°C, unless otherwise noted.






Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8612GL-12, V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A =+25°C, unless otherwise noted.






Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8612GL-12, V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A =+25°C, unless otherwise noted.





Performance waveforms are tested on the evaluation board of the Design Example section. MPQ8612GL-12, V_{IN} =5V, V_{OUT} =1.2V, L=1.0µH, T_A =+25°C, unless otherwise noted.





PIN FUNCTIONS

MPQ8612GL-12

PIN #	Name	Description
1	AGND	Analog ground.
2 FB		Feedback. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage. It is recommended to place the resistor divider as close to FB pin as possible. Vias should be avoided on the FB traces.
3 SS		Soft Start. C onnect on ex ternal capacitor to pro gram the soft start time for the switch mode regulator.
4 EN		Enable pin. Pull this pin higher than 1.25V to enable the chip. For automatic start-up, connect EN pin to VIN with 100K Ω resistor. Can be used to set the on/off threshold (adjust UVLO) with two additional resistors.
5 VCC		Supply Voltage for driver and control circuits. Decouple with a minimum 4.7µF ceramic capacitor as close to the pin as possible. X7R or X5R grade dielectric ceramic capacitors are recommended for their stable temperature characteristics.
6 PG		Power good output, and it is high if the output voltage is higher than 90% of the nominal voltage. There is a delay from FB \ge 90% to PGOOD goes high.
7 BST		Bootstrap. A capacitor connected between SW and BS pins is required to form a floating supply across the high-side switch driver.
8-9 GNI	D	System Ground. This pin is the reference ground of the regulated output voltage. For this reason care must be taken in PCB layout.
10-11 IN		Supply Voltage. The IN pin supplies power for int ernal MOSF ET and regulator. The MPQ8612 operate from a +3V to +6V input rail. An input capacitor is needed to decouple the input rail. Use wide PCB traces and multiple vias to make the connection.
12	FREQ	Frequency set during CCM operation. A resi stor connected between FREQ and IN is required to set the switching frequency. The ON time is determined by the input voltage and the resistor connected to the FREQ pin. IN connect through a resistor is used for line feed-forward and makes the frequency basically constant during input voltage's variation. An optional 1nF decoupling capacitor can be added to improve any switching frequency jitter that may be present.
13-14	SW	Switch Output. Connect this pin to the inductor and bootstrap capacitor. This pin is driven up to the VIN voltage by the high -side switch during the on-time of the PWM duty cycle. The inductor current drives the SW pin negative during the off-time. The on-resistance of the low-side switch and the internal Schottky diode fixes the nega tive voltage. Use wide PCB traces to make the connection.

PIN FUNCTIONS (continued)

MPQ8612GR-16, MPQ8612GR-20

PIN #	Name	Description
1	AGND	Analog ground.
2 FB		Feedback. An external resistor divider from the output to GND, tapped to the FB pin, sets the output voltage. It is recommended to place the resistor divider as close to FB pin as possible. Vias should be avoided on the FB traces.
3 SS		Soft Start. Conne ct on external ca pacitor to program the soft start time for the swit ch mode regulator.
4 EN		Enable pin. Pull this pin higher than 1.25V to enable the chi p. For autom atic start-up, connect EN pin to VIN with 100K Ω resistor. Can be used to set the on/off threshold (adjust UVLO) with two additional resistors.
5 VCC		Supply Voltage for driver and control circuits. Decouple with a minimum 4.7μ F ceramic capacitor as close to the pin as possible. X7R or X5R grade dielectric ceramic capacitors are recommended for their stable temperature characteristics.
6 PG		Power good output, and it is high if the output voltage is higher than 90% of the nominal voltage. There is a delay from FB \ge 90% to PGOOD goes high.
7 BST		Bootstrap. A capacitor connected between SW and BS pins is required to form a floating supply across the high-side switch driver.
8-10 GN	D	System Ground. This pin is the reference ground of the regulated output voltage. For this reason care must be taken in PCB layout.
11-13 IN		Supply Voltage. The IN pin supplies power for int ernal MOSFET and reg ulator. The MPQ8612 operate from a +3V to +6V input rail. An input capacitor is needed to decouple the input rail. Use wide PCB traces and multiple vias to make the connection.
14	FREQ	Frequency set durin g CCM operation. A resi stor connected b etween FREQ and IN i s required to set the switching frequency. The ON time is determined by the input voltage and the resistor connected to the FREQ pin. IN connect through a resistor is used for line feed-forward and makes the frequency basically constant during input voltage's variation. An optional 1nF decoupling capacitor can be added to improve any switching frequency jitter that may be present.
15-17 SV	V	Switch Output. Connect this pin to the inductor and bootstrap capacitor. This pin is driven up to the VIN voltage by the hig h-side switch during the on-time of the PWM duty cycle. The inductor current drives the SW pin negative during the off-time. The on-resistance of the low-side switch and the internal Schottky diod e fixes the negative voltage. Use wi de PCB traces to make the connection.



BLOCK DIAGRAM




Figure 1—Functional Block Diagram



OPERATION

PWM Operation

The MPQ8612 is fully integrated synchronous rectified step-down switch mode converter. Constant-on-time (COT) control is employed to provide fast transient response and easy loop stabilization. At the beginning of each cycle, the high-side MOSFET (HS-FET) is turned ON when the feedback voltage (V_{FB}) is below the reference voltage (V_{REF}), which indicates insufficient output voltage. The ON period is determined by the input voltage and the frequency-set resistor as follows:

$$t_{ON}(ns) = \frac{4.8 \times R_{FREQ}(k\Omega)}{V_{IN}(V) - 0.49}$$
(1)

After the ON period elapses, the HS-FET is turned off, or becomes OFF state. It is turned ON again when V _{FB} drops below V_{REF}. By repeating operation th is way, the converter r egulates th e output voltage. The inte grated low-side MOSFET (LS-FET) is turned on when the HS-FET is in it s OFF state to minimize the conduction loss. The re will be a de ad short be tween input and GND i f both HS-FET and LS-FET are turned on at th e same time. It's called shoot-through. In order to avoid shoot-through, a dead-time (DT) is internally generated between HS-FET off and LS-FET on, or LS-FET off and HS-FET on.

Heavy-Load Operation




Figure 2—Heavy Load Operation

When the output current is high a nd the inductor current is always above zero amps, it is called continuous-conduction-mode (CCM). The CCM mode operation is shown in Figure 2. When V_{FB} is

below V_{REF} , HS-MOSFET is turned on for a fixe d interval which is deter mined by o ne- shot o n-timer as equation 1 shown. When the HS-MOSFET is turned off, the LS-MOSFET is turned on until next period.


In CCM mode operation, the switching frequency is fairly constant and it is called PWM mode.

Light-Load Operation

With the lo ad decreasing, the ind uctor curre nt decreases too. When the in ductor current touches zer o, the operation is transited from continuous-conduction-mode (CCM) to discontinuous-conduction-mode (DCM).

The light load operation is shown in Figure 3. When V_{FB} is below V_{RFF}, HS-MOSFET is turn ed on for a fixed interval which is de termined by one-shot on-timer as equation 1 shown. When the HS-MOSFET is tur ned off, th e LS-MOSFET is turned o n until the inductor cur rent reache s zero. In DCM operation, the V_{FB} does not reach V_{RFF} when the inductor current is approaching zero. The driver of LS-FET turns into tri-st ate (high Z) whenever the inductor cur rent reaches zero. A current modulator takes over the control of LS-FET and limits the inductor current to less than -1mA. Hence, the output capacit ors discharge slowly to GND through L S-FET. As a result, the efficiency a t light load condition is areatly improved. At light load con dition, the HS-FET is not turned ON a s frequently as at heav v load condition. This is called skip mode.

At light loa d or no lo ad conditio n, the output drops very slowly and the MPQ861 2 reduce the switching fr equency naturally and then high efficiency is achieved at light load.







As the output current increases from the light load condition, the time period within which the current modulator regulates becomes shorter. The HS-FET is turned ON more frequently. Hence, the switching frequency increases correspondingly. The output current reaches the critical level when the current modulator time is zero. The critical level of the output current is determined as follows:

$$I_{OUT} = \frac{(V_{IN} - \lambda V_{OUT}) V_{OUT}}{2 L \times f_{SW} \times V_{IN}}$$
(2)

It turns into PWM mode once the output current exceeds the critical level. After that, the switching frequency stays fairly constant over the output current range.

Switching Frequency

The selection of switching frequency is a trade off between efficiency an d component size. Lo w frequency operation increases e fficiency b y reducing MOSFET switching losses, but requires larger inductance and capacitan ce to maintai n low output voltage ripple.

For MPQ86 12, the on time can be set using FREQ pin, then the frequency is set in steady state operation at CCM mode.

Adaptive constant-on-time (COT) control is u sed in MPQ8612 and there is no dedicated oscillat or in the IC. Connect FREQ pin to IN pin t hrough resistor R _{FREQ} and th e input volt age is fee dforwarded to the one-shot on-time timer through the resistor R _{FREQ}. When in steady state operation a t CCM, the duty ratio is kept as V_{OUT}/V_{IN} . Hence the swit ching frequency is fairly constant o ver the input voltage range. The switching frequency can be set as follows:

$$f_{\xi_{W}} kHz) = \frac{10^{\circ}}{\frac{4.8 \times \mathbf{\Omega}_{FREQ}(k)}{V_{I_{N}} V) - 0.49} \times \frac{V_{I_{N}} V}{V_{OUT}(V)} t_{belay} ns)}$$
(3)

Where T_{DELAY} is the comparator de lay. It's about 40ns.

Generally, the MPQ86 12 is set for 300kHz to 1MHz application. It is optimized to operate at high switch ing frequen cy with high efficien cy. High switch ing frequen cy makes it possib le t o utilize small sized LC fi Iter components to save system PCB space.

Jitter and FB Ramp Slope

Figure 4 and Figure 5 show jitter occurring in both PWM mode and s kip mode. When there is noise in the V_{FB} downward slope, the ON time o f HS-FET de viates from its intended location an d produces jitter. It is necessary to un derstand that there is a relationship between a system's stability an d the steep ness of the V_{FB} ripple's downward slope. The slope steepness of the V_{FB} ripple dominates in noise immunit y. The magnitude of the V_{FB} ripple doesn't affect the noise immunity directly.




Figure 5—Jitter in Skip Mode

Ramp with Large ESR Capacitor

In the case of POSCAP or other types of capacitor with lager ESR is applied as output capacitor, the ESR ripple dominates the output ripple, and the slope on the FB is quite ESR related. Figure 6 shows an equivalent circuit in PWM mode with the HS-FET off and without an external ramp circuit. Turn to application information section for design steps with large ESR capacitors.






Figure 6—Simplified Circuit in PWM Mode without External Ramp Compensation

To realize the stability when no external ramp is applied, usually the ESR value should be chosen as follow:

$$R_{ESR} \ge \frac{\frac{tt_{SW}}{0.7 \times \pi} + \frac{ON}{2}}{C_{OUT}}$$
(4)

 T_{SW} is the switching period.

Ramp with Small ESR Capacitor

When the output capa citors are ceramic ones, the ESR ripple is not high enough to stabilize the system, an d external ramp compensation is needed. Skip to application information section for design steps with small ESR caps.




Figure 7—Simplified Circuit in PWM Mode with External Ramp Compensation

In PWM mode, an equivalent circuit with HS-FET off and the use of an external ramp compensation circuit (R4, C4) is simplified in Figure 7. The external ramp is derived from the e inductor rip ple current. If one chooses C4, R9, R1 and R2 to meet the following condition:

$$\frac{11}{2ft \times _{SW} \times C_4} \ll \frac{R_1 \times R_2}{20} + R_9$$
 (5)

Where:

$$I_{R_4} = {}_{C_4} + I_{FB} \approx I_{C4}$$
 (6)

And the ramp on the $V_{\mbox{\scriptsize FB}}$ can then be estimated as:

$$V_{\text{RAMP}}^{t} = \frac{V_{\text{IV}} - {}_{\text{O}}}{R_{\text{G}} \times +} \times {}_{\text{ON}} \times \left(\frac{R_{1} / / R_{2}}{R_{1} / / R_{2} - R_{9}} \right)$$
(7)

The downward slope of the V $_{\mbox{\scriptsize FB}}$ ri pple t hen follows:

$$V_{\text{SLOPE1}} = \frac{V_{\text{RAMP}}}{tB_{\text{ff}}} \quad \frac{-V_{\text{OUT}}}{4 \times C_4}$$
(8)

As can be seen from equation 8, if there is instability in PWM mod e, we can reduce eith er R4 or C4. If C4 can not be reduced further due to limitation fr om equation 5, then we can only reduce R4. For a stable PWM o peration, th e V_{slope1} should be design follow equation 9.

$$-V_{\text{SLOPE1}} \ge \frac{\frac{tt_{\text{W}}}{0.7 \times \pi} + \frac{ON}{2} - R_{\text{ESR}} \times OUT}{2 \text{ k} \times C_{\text{OUT}}} \times OUT + \frac{0.7 \times I_{\text{O}} \times 10^{-3}}{t_{\text{sw}} - t_{\text{on}}}$$
(9)

Where Io is the load current.

In skip mode, the downward slope of the V $_{\rm FB}$ ripple is alm ost same whether the external ramp is used or not. Fig.8 sh ows the simplified circuit of the skip mode when both the HS -FET and LS-FET are off.




Figure 8—Simplified Circuit in skip Mode

The downward slope of the V $_{\rm FB}$ ripple in skip mode can be determined as follows:

$$V_{SLOPE2} = \frac{-V_{REF}}{[(R_1 + R_2)//R_0] \times C_{OUT}}$$
(10)

Where Ro is the equivalent load resistor.

As described in Fig.5, V_{SLOPE2} in the skip mode is lower than that is in t he PWM mode, so it is reasonable that the jitt er in the skip mode is

www.MonolithicPower.com

MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited. © 2013 MPS. All Rights Reserved. larger. If o ne wants a system wi th less jitter during ultra light load condition, the values of the V_{FB} resistors should not be too big, however, that will decrease the light load efficiency.

Soft Start/Stop

The MPQ8 612 employs soft start/stop (S S) mechanism to ensure smooth o utput during power up and power down.

When the EN pin be comes high, an internal current source (8μ A) charges up the SS capacitor C6. The SS capacitor voltage takes over the REF voltage to the PWM comparator. The outp ut voltage smoothly ramps up with the SS voltage. Once the SS voltage reaches the same level a s the REF voltage, it keeps ramping up while V_{REF} takes over the PWM comparator. At this point, the soft start finishes a nd it enters into steady state operation.

When the EN pin is pulled to low, the SS CAP voltage is discharged through an 8uA internal current source. Once the SS voltage reaches REF voltage, it takes over the PWM comparator. The output voltage will decrease smoothly with SS voltage until zero level. The SS capacitor value can be determined as follows:

$$C(s_{S} nF) = \frac{t_{SS}(ms) \times \mu_{SS}(A)}{V_{PFF}}$$
(11)

If the out put capacitors have large capacitance value, it's n ot recommended to set the SS time too small. Otherwise, it's easy to hit the current limit during SS. A minimum value of 4.7nF should be used if the output capacitance value is larger than 330μ F.

Pre-Bias Startup

If the output is pre-bia sed to a certain voltage during start up, the MPQ8612 will disable the switching of both high-side and low-side switches until the voltage on the inter nal soft-st art capacitor exceeds the sensed output voltage a t the FB pin.

Power Good (PG)

The MPQ8 612 has po wer-good (PG) output. It can be connected to V_{CC} or other voltage source through a resistor (e.g. 100k). When the MPQ8612 is powered on and FB voltage reaches

above 90% of REF voltage, the PG pin is pulled high.

When the FB voltage drops to 70% of REF voltage or the part is not powered on, the PG pin will be pulled low.

Over-Current Protection (OCP)

The MPQ8 612 enters over-current protectio n mode when the induct or current hit s the current t limit, and tries to recover from o ver-current fault with hiccup mode. Th at means in over-current protection, the chip will disa ble o utput power stage, discharge soft- start capa citor and the n automatically try to soft -start again. If the overcurrent con dition still h olds after soft-start end s, the chip re peats this operation cycle till ove rcurrent disappears and output rises back t o regulation level. The MPQ8612 also operates in hiccup mode when short circuit happens.

Over/Under –Voltage Protection (OVP/UVP)

The MPQ8 612 has n on-latching over voltage protection. It monitors the output voltage through a resistor divider feedback (FB) voltage to detect over-voltage on the output. When the FB voltage e is higher than 120% of the REF voltage (0.608V), the LS-FET will be turned on while the HS-FET will be off. The LS-FET keeps on u ntil it hits the negative current limit and turns off for 100ns. If over voltage condition still holds, the chip repeats this operati on cycle till the FB voltage drops below 110% of the REF voltage.

When the FB voltage is below 50% of the REF voltage (0.608V), it is recognized as und ervoltage (UV). Usually, UVP accompanies a hit in current limit and results in OCP.

Configuring the EN Control

The EN pin provides electrical on /off control of the device. Set EN high to turn on t he regulator and low to turn it off. Do not float this pin.

For automatic start-up, the EN pin can be pulle d up to in put voltage thr ough a re sistive voltage divider. Choose the values of the pull-up resist or $(R_{UP} \text{ from VIN pin to EN pin})$ and the pull-dow n resistor (R_{DOWN} from EN pin to GND) t o determine the automatic start-up voltage:

$$V_{\text{IN-START}} = 1.4 \frac{R_{\text{D}} + b_{\text{DOWN}}}{R_{\text{DOWN}}}$$
 (12)



For example, for $R_{UP} = 100k\Omega$ and $R_{DOWN} = 51k\Omega$, the $V_{IN-START}$ is set at 4.15V.

To avoid noise, a 10n F ceramic capacitor from EN to GND is recommended.

There is a n internal zener diode o n the EN pin, which clam ps the EN pin voltage to prevent it from running away. The maximum pull up current assuming a worst case 6V internal zener clamp should be less than 1mA. Therefore, when EN is driven by an external logic signal, the EN voltage should be lower than 6V; when EN i s connected with VIN through a pull-up resistor or a resistive voltage divider, the resistance se lection should ensure the maximum p ull up current less tha n 1mA.

If using a resistive voltage divider and VIN higher than 6V, the allowed minimum pull-up resistor R_{UP} should meet the following equation:

$$\frac{V_{\text{I}_{N}}(V) - 6}{R_{\text{UP}}(k\Omega\Omega} - \frac{6}{R_{\text{DOWN}}(k)} \quad 1(\text{mA}) \quad (13)$$

As a result, when just the pull-up resistor R $_{UP}$ is applied, the $V_{IN-START}$ is determined by i nput UVLO. The value of R_{UP} can be get as:

$$\mathsf{R}_{(\mathsf{y}_\mathsf{P}} \ \mathsf{k}\Omega) > \frac{\mathsf{V}_{\mathsf{IN}}(\mathsf{V}) - 6}{\mathsf{1}(\mathsf{m}\mathsf{A})} \tag{14}$$

A typical pull-up resistor is $100k\Omega$.

UVLO protection

The MPQ8612 has under-voltage lock-out protection (UVLO). Wh en the VCC voltage is higher than the UVLO rising thre shold voltag e, the MPQ8612 will be powered up. It shut s off when the VCC voltage is lower than the UVLO falling thre shold volta ge. This is non-latch protection.

The MPQ8612 is disabled when the VCC voltage falls below its UVLO fal ling threshold (2.45V). If an application requires a higher under-voltage lockout (UV LO), use the EN pin a s shown in Figure 9 to adjust the input volta ge UVLO b y using two e xternal resistors. It is re commended to use the enable re sistors to set the UVLO falling threshold (V $_{\text{STOP}}$) above 2.8 V. The risin g threshold (V $_{\text{STOP}}$) above 2.8 V. The risin g threshold (V $_{\text{START}}$) should be set to provide enough hysteresis to allow for any input supply variations.




Figure 9—Adjustable UVLO

Thermal Shutdown

Thermal shutdown is employed in the MPQ8612. The junction temperature of the I C is interna Ily monitored. If the junction tempera ture exceeds the thresh old value (minimum 150°C), the converter shuts off. This is a non-latch protection. There is about 25°C hysteres is. Once the junction te mperature drops to a bout 125°C, it initiates a soft startup.



APPLICATION INFORMATION

Setting the Output Voltage-Large ESR Caps

For applications that electrolytic capacitor or POS capacitor with a controlled output of ESR is set as output capacitors. The output voltage is set by feedback r esistors R1 and R2. As figure 10 shows.




Figure 10—Simplified Circuit of POS Capacitor

First, choo se a value for R2. R2 should be chosen rea sonably, a small R2 will lead to considerable quiescent current lo ss while to o large R2 makes the FB noise sensitive. It is recommended to choo se a value within 5k Ω -100k Ω for R2, using a comparatively larger R2 when V_{OUT} is low, and a smaller R2 when V_{OUT} is high. Then R1 is determined as follow with the output ripple considered:

$$R_{R=\times} \frac{V_{OUT} - \frac{1}{2} \times \Delta V_{OUT} - V_{REF}}{V_{REF}}$$
 (15)

 ΔV_{out} is the output ripple determined by equation 21.

Setting the Output Voltage-Small ESR Caps




Figure 11—Simplified Circuit of Ceramic Capacitor

When low ESR ceramic capacitor is used in the output, an external voltage ramp should be added to FB through resistor R4 and capacit or C4. The output voltage is influen ced by ramp voltage V_{RAMP} besides resistor divider as shown

in Figure 1 1. The V _{RAMP} can be calculated as shown in equation 7. R2 should be chosen reasonably, a small R2 will lead to considerable quiescent current loss while too large R2 makes the FB noise sensitive . It is recommended t o choose a value within $5k \Omega$ -100k Ω for R2, using a comparatively larger R2 when V_{OUT} is low, and a smaller R2 when V_{OUT} is high. And the value of R1 then is determined as follow:

$$R_{1} = \frac{R_{2}}{\frac{V_{FB(AVG)}}{V_{OUT} - V_{FB(AVG)}} - \frac{R_{2}}{R_{4} + R_{9}}}$$
(16)

The V _{FB(AVG)} is the average value on the F B. V_{FB(AVG)} varies with t he Vin, Vo, and load condition, etc.. Its value on the skip mode would be lower th an that of the PWM mode, which means the load regulation is strictly related to the V_{FB(AVG)}. Also the lin e regulation is r elated to the V_{FB(AVG)}, if one wants to gets a bett er load or line regulation, a lower V _{RAMP} is sugg ested once it meets equation 9.

For PWM operation, V $_{\text{FB}(\text{AVG})}$ value can be deduced from equation 17.

$$V_{FB(AVG)} = V_{REF} + \frac{1}{2R} \times V_{RAMP} \times \frac{R_1 //R_2}{1 //R_2 + R_9}$$
 (17)

Usually, R9 is set to 0 Ω , and it can also be set following equation 18 for a better no ise immunity. It should b e set to b e 5 timers smaller than R1//R2 to minimize its influence on Vramp.

$$R_9 \le \frac{1}{10} \frac{R_1 \times R_2}{R_1 + R_2}$$
 (18)

Using equation 16 and 17 to calculate the output voltage can be complicated. T o simplify the calculation of R1 in equation 16, a DC-blocking capacitor Cdc can be added to filter the DC influence from R4 and R9. F igure 12 shows a simplified circuit with external ramp compensation and a DC-blocking capacitor. With this capacit or, R1 can easily be obtained by using equation 19 for PWM mode operation.

$$RR = \frac{V_{OUT} - V_{REF}}{V_{REF} + \frac{1}{2} \times V_{RAMP}} \times (19)$$

Cdc is sugg ested to be at least 10 times larger than C4 for better DC blocking performance, and



should be not larger t han 0.47uF considerin g start up performance. In case one wants to use larger Cdc for a better FB noise

immunity, combined with reduced R1 and R2 to limit the Cdc in a re asonable value withou t affecting the system start up. Be noted that even when the Cdc is app lied, the lo ad and line regulation are still Vramp related.




Figure 12—Simplified Circuit of Ceramic Capacitor with DC blocking capacitor

Input Capacitor

The input current to the step-down converter is discontinuous. Therefore, a capacit or is require d to supply the AC current to the step-down converter while maintaining the DC input voltage. Ceramic capacitors are recommended for best performance. In the layout, it's recommended to put the input capacitors as close to the IN pin as possible.

The capa citance varies significantly over temperature. Capacitors with X5R and X7R ceramic die lectrics are recommen ded because they are fairly stable over temperature.

The capacit ors must also have a ripple current rating great er than the maxi mum input ripple current of th e converter. The input r ipple current can be estimated as follows:

$$I_{L_{IN}} = \times_{out} \sqrt{\frac{V_{out}}{V_{IN}} \times (1 - \frac{V_{out}}{V_{IN}})}$$
(20)

The worst-case conditio n occurs at $V_{IN} = 2V_{OUT}$, where:

$$I_{CIN} = \frac{I_{OUT}}{2}$$
(21)

For simplification, cho ose the in put capacit or whose RMS current rating is greate r than half of the maximum load current.

The input capacitance value determines the input voltage ripple of the converter. If there is input voltage ripple requirement in the system design, choose the input capacitor that meets th e specification The input voltage ripp le can be estimated a s follows:

$$\Delta \Psi_{IN} = \frac{I_{OUT}}{f_{SW}^{OV} \times I_{IN}} \times \frac{V_{OUT}}{V_{IN}} \times 1 - \frac{V_{OUT}}{V_{IN}})$$
(22)

The worst-case condition occurs at VIN = 2VOUT, where:

$$\Delta \Psi_{\rm IN} = \frac{1}{4} \times \frac{I_{\rm OUT}}{f_{\rm SW} \times C_{\rm IN}}$$
(23)

Output Capacitor

The output capacitor is required to maintain the DC output voltage. Ceramic or POSCAP capacitors are recommended. The output voltage ripple can be estimated as:

$$\Delta \Psi_{GUT} = \frac{V_{UT}}{fI_{SW} \times \times} \times 1 - \frac{OUT}{V_{IN}}) \times (R_{ESR} + \frac{1}{8 - f_{SW} \times C_{OUT}})$$
(24)

In the case of ceramic capacitors, the impedance at the switching frequency is dominated by the capacitance. The output voltage ripple is mainly caused by the capacit ance. For simplificat ion, the output voltage ripple can be estimated as:

$$\Delta \forall \mathcal{C}_{UT} \quad \frac{V \mathcal{H}_{T}}{8f \times_{SW}^{2} L \times C_{OUT}} \times 1 - \frac{OUT}{V_{IN}})$$
 (25)

The output voltage ripple caused by ESR is very small. Therefore, an external ramp is needed t o stabilize the system. The external ramp can be generated through resistor R4 and capacitor C4 following equation 5, 8 and 9.

In the case of POSCAP capacitor s, the ESR dominates the impedance at the switching frequency. The ramp voltage gene rated from the ESR is hig h enough t o stabilize the system. Therefore, an external ramp is n ot needed. A minimum ESR value around $12m\Omega$ is required to ensure stab le operation of the converter. For simplification, the o utput ripple can be approximated as:

$$\Delta \Psi_{\text{out}} = \frac{V_{\text{out}}}{f J_{\text{W}} \times} \times (1 - \frac{V_{\text{out}}}{V_{\text{IN}}}) \times R_{\text{ESR}}$$
(26)

Inductor

The induct or is required to sup ply constant current to the output load while being driven by the switch ing input voltage. A larger value



inductor will resu It in less ripple current an d lower output ripple voltage. However, a larg er value induct or will have a larger p hysical size, higher series resistance, and/or lower saturatio n current. A g ood rule for determining the inductor value is to allow the p eak-to-peak ripple current in the inductor to be approximatel y 10~30% of the maxi mum output current. Also , make sure that the peak induct or current is below the current limit of the device. The ind uctance value can be calculated as:

$$L = \times \frac{V_{OUT}}{fl_{W} \times \Delta_{L}} (1 - \frac{V_{OUT}}{V_{IN}})$$
(27)

Where ΔI_L is the peak-to-peak inductor ripple current.

Choose an inductor tha t will not sa turate under the maxi mum inductor peak curren t. The peak inductor current can be calculated as:

$$I_{LP} = I_{OUT} \quad \frac{V_{OUT}}{2f \times_{SW} L} \times (1 - \frac{V_{OUT}}{V_{IN}})$$
(28)

The induct ors listed in Table 1 are highly recommended for the high efficie ncy they can provide.

Part Number		Manufacturer	Inductance (µH)	DCR (mΩ)	Current Rating (A)	Dimensions L x W x H (mm ³)	Switching Frequency (kHz)
FDU1250C-R50	мτφ	KO	0.50	1.3	46.3	13.3 x 12.1 x5	1000
FDU1250C-R56	мτφ	KO	0.56	1.6	42.6	13.3 x 12.1 x5	800-1000
FDU1250C-R75	мтф	КО	0.75	1.7	32.7	13.3 x 12.1 x5	600-800
FDU1250C-1R0	М	TOKO	1.0	2.2	31.3	13.3 x 12.1 x5	600

Table 1—Inductor Selection Guide

Typical Design Parameter Tables

The following tables include r ecommended component values for typical ou tput voltages (1.0V, 1.2V, 1.8V, 3.3V) and switching frequencies (600kHz, 800kHz, and 1MHz). Refer to Tables 2 -4 for desig n cases wit hout external ramp comp ensation and Tables 5-7 for desig n cases wit h external ramp compensation. External ra mp is not needed when high-ESR capacitors, such as electrolytic or POSCAPs are used. External ramp is needed when low-ESR capacitors, such as ceramic capacitors are used. For cases not listed in this datasheet, a calculator in excel spreadsheet can also be requested through a local sales representative to assist with the calculation.

Та	Table 2—C _{OUT} -Poscap, 600kHz, 5V _{IN}							
V _{OUT} (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R7 (kΩ)				
1.0 1.	0	19.8	30	300				
1.2 1.	0	29.4	30	365				
1.5 1.	0	29.4	20	453				
1.8 1.	0	39.2	20	549				
3.3 1.	0	44.2	10	1000				

Table 3—C_{out}-Poscap, 800kHz, 5VIN

V _{OUT} (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R7 (kΩ)
1.0 0.	75	20	30	210
1.2 0.	75	20	20	270
1.5 0.	75	30	20	330
1.8 0.	75	39	20	499
3.3 0.	75	44.2	10	750

Т	Table 5—C _{OUT} -Ceramic, 600kHz, 5VIN							
V _{оит} (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R4 (kΩ)	C4 (pF)	R7 (kΩ)		
1.0	1.0 21		30	240	470	309		
1.2	1.0 33	3	30	220	470	365		
1.5	1.0 51		30	330	390	464		
1.8	1.0 45	5	20	270	470	549		
3.3	1.0 62	2	10	160	680	953		

Table 6—C _{ou⊤} -Ceramic, 800kHz, 5VIN						
V _{OUT} (V)	L (µH)	R1 (kΩ)	R2 (kΩ)	R4 (kΩ)	C4 (pF)	R7 (kΩ)
1.0	0.75	21 30		200	470	226
1.2	0.75	34 30		200	470	270
1.5	0.75	34 20		220	470	324
1.8	0.75	47.5 20	C	225	470	402
3.3	0.75	57.6 10)	200	560	750

MPQ8612 Rev. 1.11 10/22/2013 M



TYPICAL APPLICATION




Figure 13 — Typical Application Circuit with No External Ramp

MPQ8612GL- 12, V_{IN}=5V, V_{OUT}=1.2V, I_{OUT}= 12A, f_{sw}=600kHz




Figure 14 — Typical Application Circuit with Low ESR Ceramic Capacitor MPQ8612GL- 12, V_{IN}=5V, V_{OUT}=1.2V, I_{OUT}= 12A, f_{sw}=600kHz





Figure 15 — Typical Application Circuit with Low ESR Ceramic Capacitor and DC-Blocking Capacitor.

MPQ8612GL- 12, V_{IN} =5V, V_{OUT} =1.2V, I_{OUT} = 12A, f_{SW} =600kHz




LAYOUT RECOMMENDATION


- 1. The high current paths (GND, IN, and SW) should be placed very close to t he device with short, direct and wide traces.
- 2. Put the input capacitor s as close to the I N and GND pins as possible.
- 3. Put the decoupling cap acitor as close to the VCC and GND pins as possible.
- 4. Keep the switching no de SW short and away from the feedback network.
- 5. The external feedback resistor s should be placed next to the FB pin. Make sure that there is no via on the FB trace.
- 6. Keep the B ST voltage path (BST, C3, and SW) as short as possible.
- 7. Keep the IN and GND pads conn ected with large copp er to achieve better thermal performance.
- 8. Four-layer layout is strongly recommended to achieve better thermal performance.




Schematic For PCB Layout Guide Line




Top Layer



Inner1 Layer




Inner2 Layer




Bottom Layer Figure 16—PCB Layout




PACKAGE INFORMATION




QFN (3x4mm)



TOP VIEW



SIDE VIEW




RECOMMENDED LAND PATTERN


NOTE:

 ALL DIMENSIONS ARE IN MILLIMETERS.
 EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH
 LEAD COPLANARITY SHALL BE0.10 MILLIMETERS MAX.
 JEDEC REFERENCE IS MO-220.
 DRAWING IS NOT TO SCALE.




QFN (4x4mm)





BOTTOM VIEW

TOP VIEW






SIDE VIEW

NOTE:

1) ALL DIMENSIONS ARE IN MILLIMETERS. 2) EXPOSED PADDLE SIZE DOES NOT INCLUDE MOLD FLASH. 3) LEAD COPLANARITY SHALL BE 0.10 MILLIMETERS MAX. 4) JEDEC REFERENCE IS MO-220. 5) DRAWING IS NOT TO SCALE.



RECOMMENDED LAND PATTERN

NOTICE: The information in this document is subject to change without notice. Please contact MPS for current specifications. Users should warrant and guarantee that third party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not assume any legal responsibility for any said applications.